Archive/dolphin
0
0
Fork 0
mirror of https://github.com/dolphin-emu/dolphin.git synced 2025-04-30 13:58:03 +03:00
Code Issues Projects Releases Packages Wiki Activity Actions

dsp: small disasm fix

Browse source 
git-svn-id: https://dolphin-emu.googlecode.com/svn/trunk@2983 8ced0084-cf51-0410-be5f-012b33b47a6e
This commit is contained in:
nakeee 2009-04-16 16:02:54 +00:00
parent 9516a6b19e
commit 508b32b94f
3 changed files with 6 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

6
Source/Core/DSPCore/Src/DSPInterpreter.cpp
View file

@ -272,7 +272,7 @@ void mrr(const UDSPInstruction& opc)
// LRR $D, @$S
// 0001 1000 0ssd dddd
// Move value from data memory pointed by addressing register $S toregister $D.
// Move value from data memory pointed by addressing register $S to register $D.
// FIXME: Perform additional operation depending on destination register.
void lrr(const UDSPInstruction& opc)
{
@ -935,7 +935,7 @@ void andi(const UDSPInstruction& opc)
// Logic OR of accumulator mid part $acD.m with immediate value I.
void ori(const UDSPInstruction& opc)
{
u8 reg = 0x1e + ((opc.hex >> 8) & 0x1);
u8 reg = DSP_REG_ACM0 + ((opc.hex >> 8) & 0x1);
u16 imm = dsp_fetch_code();
g_dsp.r[reg] |= imm;
@ -1423,7 +1423,7 @@ void sbclr(const UDSPInstruction& opc)
}
// SBSET #I
// 0001 0010 0000 0iiii
// 0001 0010 0000 0iii
// Set bit of status register $sr. Bit number is calculated by adding 6 to
// immediate value I.
void sbset(const UDSPInstruction& opc)