2025-03-17 21:37:26 +01:00
|
|
|
define amdgpu_kernel void @clz(ptr addrspace(4) byref(i64) %"30", ptr addrspace(4) byref(i64) %"31") #0 {
|
|
|
|
|
%"32" = alloca i64, align 8, addrspace(5)
|
|
|
|
|
%"33" = alloca i64, align 8, addrspace(5)
|
|
|
|
|
%"34" = alloca i32, align 4, addrspace(5)
|
2025-02-19 21:21:20 +01:00
|
|
|
br label %1
|
|
|
|
|
|
|
|
|
|
1: ; preds = %0
|
2025-03-17 21:37:26 +01:00
|
|
|
br label %"29"
|
|
|
|
|
|
|
|
|
|
"29": ; preds = %1
|
|
|
|
|
%"35" = load i64, ptr addrspace(4) %"30", align 4
|
|
|
|
|
store i64 %"35", ptr addrspace(5) %"32", align 4
|
|
|
|
|
%"36" = load i64, ptr addrspace(4) %"31", align 4
|
|
|
|
|
store i64 %"36", ptr addrspace(5) %"33", align 4
|
|
|
|
|
%"38" = load i64, ptr addrspace(5) %"32", align 4
|
|
|
|
|
%"43" = inttoptr i64 %"38" to ptr
|
|
|
|
|
%"37" = load i32, ptr %"43", align 4
|
|
|
|
|
store i32 %"37", ptr addrspace(5) %"34", align 4
|
|
|
|
|
%"40" = load i32, ptr addrspace(5) %"34", align 4
|
|
|
|
|
%"44" = call i32 @llvm.ctlz.i32(i32 %"40", i1 false)
|
|
|
|
|
store i32 %"44", ptr addrspace(5) %"34", align 4
|
|
|
|
|
%"41" = load i64, ptr addrspace(5) %"33", align 4
|
|
|
|
|
%"42" = load i32, ptr addrspace(5) %"34", align 4
|
|
|
|
|
%"45" = inttoptr i64 %"41" to ptr
|
|
|
|
|
store i32 %"42", ptr %"45", align 4
|
2025-02-19 21:21:20 +01:00
|
|
|
ret void
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
|
|
|
|
|
declare i32 @llvm.ctlz.i32(i32, i1 immarg) #1
|
|
|
|
|
|
2025-03-17 21:37:26 +01:00
|
|
|
attributes #0 = { "amdgpu-unsafe-fp-atomics"="true" "denormal-fp-math"="preserve-sign" "denormal-fp-math-f32"="preserve-sign" "no-trapping-math"="true" "uniform-work-group-size"="true" }
|
|
|
|
|
attributes #1 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
|
