Play-/Source/iop/Iop_Ilink.cpp

198 lines
4.6 KiB
C++
Raw Permalink Normal View History

2022-03-08 10:11:19 -05:00
#include "Iop_Ilink.h"
#include "Iop_Intc.h"
2022-03-08 10:11:19 -05:00
#include "Log.h"
2022-03-09 10:50:08 -05:00
#include "../states/RegisterStateFile.h"
2023-05-02 08:56:25 -04:00
#include "maybe_unused.h"
2022-03-08 10:11:19 -05:00
#define LOG_NAME ("iop_ilink")
2022-03-09 10:50:08 -05:00
#define STATE_REGS_XML ("iop_ilink/regs.xml")
#define STATE_REGS_CTRL2 ("CTRL2")
2022-03-09 10:50:08 -05:00
#define STATE_REGS_PHYRESULT ("PHYRESULT")
#define STATE_REGS_INTR0 ("INTR0")
#define STATE_REGS_INTR0MASK ("INTR0MASK")
#define STATE_REGS_INTR1 ("INTR1")
#define STATE_REGS_INTR1MASK ("INTR1MASK")
2022-03-10 15:59:03 +01:00
#define STATE_REGS_INTR2 ("INTR2")
#define STATE_REGS_INTR2MASK ("INTR2MASK")
2022-03-09 10:50:08 -05:00
2022-03-08 10:11:19 -05:00
using namespace Iop;
CIlink::CIlink(CIntc& intc)
: m_intc(intc)
{
}
void CIlink::Reset()
{
m_ctrl2 = 0;
m_phyResult = 0;
m_intr0 = 0;
m_intr0Mask = 0;
m_intr1 = 0;
m_intr1Mask = 0;
2022-03-10 15:59:03 +01:00
m_intr2 = 0;
m_intr2Mask = 0;
}
2022-03-09 10:50:08 -05:00
void CIlink::LoadState(Framework::CZipArchiveReader& archive)
{
CRegisterStateFile registerFile(*archive.BeginReadFile(STATE_REGS_XML));
m_ctrl2 = registerFile.GetRegister32(STATE_REGS_CTRL2);
2022-03-09 10:50:08 -05:00
m_phyResult = registerFile.GetRegister32(STATE_REGS_PHYRESULT);
m_intr0 = registerFile.GetRegister32(STATE_REGS_INTR0);
m_intr0Mask = registerFile.GetRegister32(STATE_REGS_INTR0MASK);
m_intr1 = registerFile.GetRegister32(STATE_REGS_INTR1);
m_intr1Mask = registerFile.GetRegister32(STATE_REGS_INTR1MASK);
2022-03-10 15:59:03 +01:00
m_intr2 = registerFile.GetRegister32(STATE_REGS_INTR2);
m_intr2Mask = registerFile.GetRegister32(STATE_REGS_INTR2MASK);
2022-03-09 10:50:08 -05:00
}
void CIlink::SaveState(Framework::CZipArchiveWriter& archive)
{
2023-07-23 17:22:18 -04:00
auto registerFile = std::make_unique<CRegisterStateFile>(STATE_REGS_XML);
registerFile->SetRegister32(STATE_REGS_CTRL2, m_ctrl2);
2022-03-09 10:50:08 -05:00
registerFile->SetRegister32(STATE_REGS_PHYRESULT, m_phyResult);
registerFile->SetRegister32(STATE_REGS_INTR0, m_intr0);
registerFile->SetRegister32(STATE_REGS_INTR0MASK, m_intr0Mask);
registerFile->SetRegister32(STATE_REGS_INTR1, m_intr1);
registerFile->SetRegister32(STATE_REGS_INTR1MASK, m_intr1Mask);
2022-03-10 15:59:03 +01:00
registerFile->SetRegister32(STATE_REGS_INTR2, m_intr2);
registerFile->SetRegister32(STATE_REGS_INTR2MASK, m_intr2Mask);
2023-07-23 17:22:18 -04:00
archive.InsertFile(std::move(registerFile));
2022-03-09 10:50:08 -05:00
}
2022-03-08 10:11:19 -05:00
uint32 CIlink::ReadRegister(uint32 address)
{
uint32 result = 0;
switch(address)
{
case REG_NODEID:
result = 1;
break;
case REG_PHY_ACCESS:
result = m_phyResult;
break;
case REG_CTRL2:
result = m_ctrl2;
// If the device is powered (0x2), add
// 0x80 to indicate that the device is ready.
if(result & 0x2)
{
result |= REG_CTRL2_SOK;
}
break;
case REG_INTR0:
result = m_intr0;
2022-03-10 15:58:52 +01:00
m_intr0 = 0;
break;
case REG_INTR0_MASK:
result = m_intr0Mask;
break;
case REG_INTR1:
result = m_intr1;
2022-03-10 15:58:52 +01:00
m_intr1 = 0;
break;
case REG_INTR1_MASK:
result = m_intr1Mask;
break;
2022-03-10 15:59:03 +01:00
case REG_INTR2:
result = m_intr2;
m_intr2 = 0;
break;
case REG_INTR2_MASK:
result = m_intr2Mask;
break;
}
2022-03-08 10:11:19 -05:00
LogRead(address);
return result;
2022-03-08 10:11:19 -05:00
}
void CIlink::WriteRegister(uint32 address, uint32 value)
{
switch(address)
{
case REG_CTRL2:
m_ctrl2 = value;
break;
case REG_PHY_ACCESS:
{
uint32 phyReg = (value >> 24) & 0x3F;
2023-05-02 08:56:25 -04:00
FRAMEWORK_MAYBE_UNUSED uint32 phyData = (value >> 16) & 0xFF;
m_phyResult = (phyReg << 8);
m_intr0 |= INTR0_PHYRRX;
if(m_intr0 & m_intr0Mask)
{
m_intc.AssertLine(CIntc::LINE_ILINK);
}
}
break;
case REG_INTR0:
m_intr0 &= ~value;
break;
case REG_INTR0_MASK:
m_intr0Mask = value;
break;
case REG_INTR1:
m_intr1 &= ~value;
break;
case REG_INTR1_MASK:
m_intr1Mask = value;
break;
2022-03-10 15:59:03 +01:00
case REG_INTR2:
m_intr2 = value;
break;
case REG_INTR2_MASK:
m_intr2Mask = value;
break;
}
2022-03-08 10:11:19 -05:00
LogWrite(address, value);
}
void CIlink::LogRead(uint32 address)
{
#define LOG_GET(registerId) \
case registerId: \
CLog::GetInstance().Print(LOG_NAME, "= " #registerId "\r\n"); \
break;
switch(address)
{
LOG_GET(REG_NODEID)
LOG_GET(REG_CTRL2)
LOG_GET(REG_INTR0)
LOG_GET(REG_INTR0_MASK)
LOG_GET(REG_INTR1)
LOG_GET(REG_INTR1_MASK)
2022-03-08 10:11:19 -05:00
default:
CLog::GetInstance().Warn(LOG_NAME, "Read an unknown register 0x%08X.\r\n", address);
break;
}
#undef LOG_GET
}
void CIlink::LogWrite(uint32 address, uint32 value)
{
#define LOG_SET(registerId) \
case registerId: \
CLog::GetInstance().Print(LOG_NAME, #registerId " = 0x%08X\r\n", value); \
break;
switch(address)
{
LOG_SET(REG_PHY_ACCESS)
LOG_SET(REG_INTR0)
LOG_SET(REG_INTR0_MASK)
LOG_SET(REG_INTR1)
LOG_SET(REG_INTR1_MASK)
2022-03-08 10:11:19 -05:00
default:
CLog::GetInstance().Warn(LOG_NAME, "Wrote 0x%08X to an unknown register 0x%08X.\r\n", value, address);
break;
}
#undef LOG_SET
}